资源预览内容
第1页 / 共9页
第2页 / 共9页
第3页 / 共9页
第4页 / 共9页
第5页 / 共9页
第6页 / 共9页
第7页 / 共9页
第8页 / 共9页
第9页 / 共9页
亲,该文档总共9页全部预览完了,如果喜欢就下载吧!
资源描述
Innolux Display Corporation MB-IQC,By: billji,1. IC in Tray,Gold Bump,A:15 um B:50 um C:20 um,IQC IC Inspection,2. Appearance Inspection,3.Dimension Measured,A,Bump (ACF cleaned),Conductive Particle,Bump (after bonding),3.1um,Concern Point(condutive particle 3.1um only),Innolux Display Corporation MB-IQC,By: billji,IC conduction problem,1.Bump 高度差,2.Back side grinding cause uniformity issue,Gold Bumping Process Introduction,J.B. Chyi Wafer Engineering Division,1.1 Process Flow:,1.2 Process,Incoming wafer,PI Coating,PR Coating,Exposure,Mask,PR Stripping,UBM Sputtering,PR Coating,Mask,Exposure,Plating,PR Stripping,Etched UBM,PI + Bumped Wafer,1.4 Process information,Stage Equipment Process Incoming Wafer Auto loader/un-loader OM UBM Sputtering Single wafer sputtering system Alumina etching Batch type sputtering system Ti/W layer + Au layer Lithography Coater/Developer track Positive resist stepper 22m Electroplating Cup type single wafer Sodium sulfite (non-cyanide)1518m Stripping Track & wet bench Organic solvent Gold Etching Wet bench Iodine/iodide (non-cyanide) Ti/W Etching Wet bench Hydrogen peroxide Anneal N2 Oven,Technology,2.1 Road map,2.2 Gold bumping design guide,2.3 Future development,2025um pitch gold bump according to market. finer grain size , less bump surface roughness for next generation gold bump flip chip assembly application. higher plating speed and litho process condition optimization for throughput enhancement.,
收藏 下载该资源
网站客服QQ:2055934822
金锄头文库版权所有
经营许可证:蜀ICP备13022795号 | 川公网安备 51140202000112号