资源预览内容
第1页 / 共66页
第2页 / 共66页
第3页 / 共66页
第4页 / 共66页
第5页 / 共66页
第6页 / 共66页
第7页 / 共66页
第8页 / 共66页
第9页 / 共66页
第10页 / 共66页
亲,该文档总共66页,到这儿已超出免费预览范围,如果喜欢就下载吧!
资源描述
国防科学技术大学硕士学位论文SAR数据存储系统的设计与实现姓名:马宇申请学位级别:硕士专业:信息与通信工程指导教师:黎向阳2010-11? i ?SAR ? ? SAR?SAR ? SAR ? ? 4 G8 bit ? NAND FLASH ? A/D ? D/A ? FPGA ? NAND FLASH ? ? DSP ? FLASH ? FPGA ?SAR FLASH FPGA DSP ? ii ?ABSTRACTThe SAR is a new radar system geting the high range resolution by the Broad Band signal and the high azimuth bearing resolution by the Synthetic Aperture. In order to image the radiated aim or area with high resolution in a planar surface, huge echo data is the trait making SAR different from any other radar system. Therefore, there must be a high speed of data-storing system in the SAR, so that it can store the multitudinous data with real-time guarantee. Design and implement of a real-time data-storing system for SAR is proposed in the article. The data-storing system adopts the NAND FLASH chip as the main storage carrier, which contains 4G8bit capability in one chip. The methods of “parallelling-operation“ and “bus-line“ are used in the design to speed up the data-storing. Multi interfaces are appended to the system. The appended interfaces could be used to save sampling-data derectly and replay the data saved in memory, besides data-communion with data-processing system. The system uses FPGA as the controlling-core to process the operation for FLASH chip and transmit data. Otherwise, DSP chip is used as the inteface between the data-storing system and data-processing system, and the ECC is completed in the DSP. In the end, the operation for FLASH chip and the method of “bus-line“ is tested. The system not enhances the two basic performance of capability and data-storing speed only, but also inreases the universality. Key Words?SAR, FLASH, FPGA, DSP, Parallelling-Operation, Bus-Line? III ? 2.1 FLASH ? page ?. 14? 2.2 FLASH ? . 14? IV ? 2.1 ?. 7? 2.2 ?. 8? 2.3 ?. 9? 2.4 ?. 10? 2.5 FLASH ?28. 13? 2.6 FLASH ? 2pgae ?28. 15? 2.7 ? A ? FPGA ?. 16? 2.8 FLASH ? . 17? 2.9 FLASH ?28. 17? 2.10 ? initial invalid block ?28. 19? 2.11 FLASH ?28. 19? 2.12 FLASH ? page ? spare sector ?. 20? 2.13 512 byte ? ECC ?27. 21? 2.14 24 bit ? ECC ?27. 22? 2.15 3 byte ? ECC ?27. 22? 2.16 10 bit ? ECC ?27. 22? 2.17 ?. 23? 2.18 A/D?D/A? PCB ?. 24? 2.19 AMP ? . 24? 2.20 EZ-USB FX2 ?. 25? 2.21 ?4. 26? 2.22 ADSP-TS201S ? RAM ?. 27? 2.24 ? FPGA ? FLASH ?. 27? 2.25 ? 218?262 144? block ? 2 ?. 29? 2.26 ?. 30? 3.1 PCB ? FLASH ? FPGA ?. 33 ? 3.2 FLAS
收藏 下载该资源
网站客服QQ:2055934822
金锄头文库版权所有
经营许可证:蜀ICP备13022795号 | 川公网安备 51140202000112号